8.13.3. Capacitive Half Wave Rectification Pre Zener¶
#r# This example shows a capacitive power supply with a pre zener half-rectification.
####################################################################################################
import matplotlib.pyplot as plt
####################################################################################################
import PySpice.Logging.Logging as Logging
logger = Logging.setup_logging()
####################################################################################################
from PySpice import plot, SpiceLibrary, Circuit, Simulator
# from PySpice import *
from PySpice.Unit import *
from PySpice.Doc.ExampleTools import find_libraries
libraries_path = find_libraries()
spice_library = SpiceLibrary(libraries_path)
####################################################################################################
#f# circuit_macros('capacitive-half-wave-rectification-pre-zener-circuit.m4')
circuit = Circuit('Capacitive Half-Wave Rectification (Pre Zener)')
circuit.include(spice_library['1N4148'])
# 1N5919B: 5.6 V, 3.0 W Zener Diode Voltage Regulator
circuit.include(spice_library['d1n5919brl'])
ac_line = circuit.AcLine('input', 'L', circuit.gnd, rms_voltage=230@u_V, frequency=50@u_Hz)
circuit.C('in', 'L', 1, 330@u_nF)
circuit.R('emi', 'L', 1, 165@u_kΩ)
circuit.R('in', 1, 2, 2*47@u_Ω)
# 1N4148 pinning is anode cathode ->|-
circuit.X('D1', '1N4148', 2, 'out')
circuit.C('2', 'out', 3, 250@u_uF)
circuit.R('2', 3, circuit.gnd, 1@u_kΩ)
circuit.X('D2', '1N4148', 3, 2)
# d1n5919brl pinning is anode cathode ->|-
circuit.X('Dz', 'd1n5919brl', circuit.gnd, 'out')
circuit.C('', 'out', circuit.gnd, 250@u_uF)
circuit.R('load', 'out', circuit.gnd, 1@u_kΩ)
#?# Fixme: circuit.nodes[2].v, circuit.branch.current
# print circuit.nodes
# Simulator(circuit, ...).transient(...)
simulator = Simulator.factory(simulator='ngspice')
# simulator = Simulator.factory(simulator='ngspice-subprocess')
# simulator = Simulator.factory(simulator='xyce-serial')
simulation = simulator.simulation(circuit, temperature=25, nominal_temperature=25)
analysis = simulation.transient(step_time=ac_line.period/200, end_time=ac_line.period*50, log_desk=True)
print(type(analysis))
print(type(analysis.simulation))
print(type(analysis.simulation.simulator))
import pickle
pickeld_analysis = pickle.dumps(analysis)
del analysis
analysis = pickle.loads(pickeld_analysis)
figure, ax = plt.subplots(1, figsize=(20, 10))
ax.plot(analysis.L / 100)
ax.plot(analysis.out)
ax.plot(analysis['2'])
ax.plot(analysis['3'])
ax.plot((analysis.out - analysis['3']))
# ax.plot((analysis['2'] - analysis['3']))
#ax.plot((analysis.L - analysis['1']) / 100)
###ax.plot((analysis.out - analysis['L']) / 100)
###ax.plot(analysis.out - analysis['2'])
###ax.plot((analysis['2'] - analysis['1']) / 100)
# or:
# plt.ax.plot(analysis.out.abscissa, analysis.out)
ax.legend(('Vin [V]', 'Vout [V]', 'V2 [V]', 'V3 [V]', 'VC2 [V]'), loc=(.8,.8))
ax.grid()
ax.set_xlabel('t [s]')
ax.set_ylabel('[V]')
plt.tight_layout()
plt.show()
#f# save_figure('figure', 'capacitive-half-wave-rectification-post-zener.png')
This example shows a capacitive power supply with a pre zener half-rectification.
import matplotlib.pyplot as plt
import PySpice.Logging.Logging as Logging
logger = Logging.setup_logging()
from PySpice import plot, SpiceLibrary, Circuit, Simulator
# from PySpice import *
from PySpice.Unit import *
from PySpice.Doc.ExampleTools import find_libraries
libraries_path = find_libraries()
spice_library = SpiceLibrary(libraries_path)
circuit = Circuit('Capacitive Half-Wave Rectification (Pre Zener)')
circuit.include(spice_library['1N4148'])
# 1N5919B: 5.6 V, 3.0 W Zener Diode Voltage Regulator
circuit.include(spice_library['d1n5919brl'])
ac_line = circuit.AcLine('input', 'L', circuit.gnd, rms_voltage=230@u_V, frequency=50@u_Hz)
circuit.C('in', 'L', 1, 330@u_nF)
circuit.R('emi', 'L', 1, 165@u_kΩ)
circuit.R('in', 1, 2, 2*47@u_Ω)
# 1N4148 pinning is anode cathode ->|-
circuit.X('D1', '1N4148', 2, 'out')
circuit.C('2', 'out', 3, 250@u_uF)
circuit.R('2', 3, circuit.gnd, 1@u_kΩ)
circuit.X('D2', '1N4148', 3, 2)
# d1n5919brl pinning is anode cathode ->|-
circuit.X('Dz', 'd1n5919brl', circuit.gnd, 'out')
circuit.C('', 'out', circuit.gnd, 250@u_uF)
circuit.R('load', 'out', circuit.gnd, 1@u_kΩ)
# print circuit.nodes
# Simulator(circuit, ...).transient(...)
simulator = Simulator.factory(simulator='ngspice')
# simulator = Simulator.factory(simulator='ngspice-subprocess')
# simulator = Simulator.factory(simulator='xyce-serial')
simulation = simulator.simulation(circuit, temperature=25, nominal_temperature=25)
analysis = simulation.transient(step_time=ac_line.period/200, end_time=ac_line.period*50, log_desk=True)
print(type(analysis))
print(type(analysis.simulation))
print(type(analysis.simulation.simulator))
import pickle
pickeld_analysis = pickle.dumps(analysis)
del analysis
analysis = pickle.loads(pickeld_analysis)
figure, ax = plt.subplots(1, figsize=(20, 10))
ax.plot(analysis.L / 100)
ax.plot(analysis.out)
ax.plot(analysis['2'])
ax.plot(analysis['3'])
ax.plot((analysis.out - analysis['3']))
# ax.plot((analysis['2'] - analysis['3']))
#ax.plot((analysis.L - analysis['1']) / 100)
###ax.plot((analysis.out - analysis['L']) / 100)
###ax.plot(analysis.out - analysis['2'])
###ax.plot((analysis['2'] - analysis['1']) / 100)
# or:
# plt.ax.plot(analysis.out.abscissa, analysis.out)
ax.legend(('Vin [V]', 'Vout [V]', 'V2 [V]', 'V3 [V]', 'VC2 [V]'), loc=(.8,.8))
ax.grid()
ax.set_xlabel('t [s]')
ax.set_ylabel('[V]')
plt.tight_layout()
plt.show()
